Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

------------------------------------------------------------------------------------------------------------------------------------------------

| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec 6 23:38:27 MST 2018

| Date : Thu Oct 17 09:47:57 2024

| Host : Samuel running 64-bit major release (build 9200)

| Command : report\_drc -file hello\_world\_arty\_a7\_drc\_opted.rpt -pb hello\_world\_arty\_a7\_drc\_opted.pb -rpx hello\_world\_arty\_a7\_drc\_opted.rpx

| Design : hello\_world\_arty\_a7

| Device : xc7a100ticsg324-1L

| Speed File : -1L

| Design State : Synthesized

------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents

-----------------

1. REPORT SUMMARY

2. REPORT DETAILS

1. REPORT SUMMARY

-----------------

Netlist: netlist

Floorplan: design\_1

Design limits: <entire design considered>

Ruledeck: default

Max violations: <unlimited>

Violations found: 0

+------+----------+-------------+------------+

| Rule | Severity | Description | Violations |

+------+----------+-------------+------------+

+------+----------+-------------+------------+

2. REPORT DETAILS

-----------------